

Figure 1




Figure 2




Figure 3




Figure 4

```
503
      LIBRARY ieee;
504
      USE ieee.std logic.all;
505
506
      ENTITY Top IS
507
                      (Signal1: IN std logic;
               port
                      Signal2: OUT std_logic
508
                      Signal3: OUT std logic);
509
510
      END Top;
511
512
      ARCHITECTURE struct OF Top IS
513
514
            SIGNAL sigA
                                  : std_logic;
515
            SIGNAL sigB
                                  : std_logic;
516
            COMPONENT Module1
517
518
            PORT(
                Signal1
                            : IN std_logic;
519
                            :OUT std logic;
520
               sigA
521
               sigB
                            :OUT std logic;
522
            );
            END COMPONENT;
523
524
            COMPONENT Module2
525
526
            PORT(
527
               in1
                      : IN
                            std logic;
                      : OUT std logic;
528
               Z
529
530
            END COMPONENT;
531
532
      BEGIN
533
534
            U0: Module1
535
                PORT MAP(
536
                            => sigA.
                   sigA
                            => sigB,
537
                   sigB
                            => Signal1
538
                   Signal1
                                                               5B
539
                );
540
            U1: Module2
541
542
                PORT MAP(
                                                           Figure 5
543
                   in1 => sigA,
544
                   z => Signal2
545
               );
546
```

Figure 5A

546	U2 : Module2
340	<u> </u>
547	PORT MAP(
548	in1 => sigB,
549	z => Signal3
550);
551	
552	
553	END ARCHITECTURE struct;
554	



Figure 5

Figure 5B





Figure 6A







Figure 6B






Figure 7B

	Тор	Module1	Module2	Delay	Comment	
in1				20 ns	Input port for top	
intSig1		0		10 ns		
intSig2		0	ı	5 ns		
out1	0		0	5 ns	Output port for top	
cellName		Rev3				

Figure 8

```
LIBRARY ieee;
USE ieee.std logic.all;
ENTITY Top IS
                                                                    910
                           std_logic; -- Input port for top
         PORT (in1
                     : IN
               out1 : OUT std logic); -- Output port for top
                                                                    920
         ATTRIBUTE delay OF IN1: SIGNAL IS 20 ns;
                                                                    930
                                                                    940
         ATTRIBUTE delay OF OUT1: SIGNAL IS 5 ns;
END Top;
ARCHITECTURE struct OF Top IS
                           : std logic;
      SIGNAL intSig1
                           : std logic;
      SIGNAL intSig2
      ATTRIBUTE delay OF intSig1: SIGNAL IS 10 ns;
                                                                    950
      ATTRIBUTE delay OF intSig2 : SIGNAL IS 5 ns;
                                                                    960
      COMPONENT Module1
      PORT(
         in1
                     : IN
                            std logic;
                     : OUT std logic;
         intSig1
                     : OUT std logic;
         intSig2
      END COMPONENT;
                                                              970
      ATTRIBUTE cellName of U0: LABEL IS "Rev3";
      COMPONENT Module2
      PORT(
         intSig1
                      : IN
                            std logic;
                            std logic;
         intSig2
                      : IN
         out1
                     : OUT std logic;
      END COMPONENT:
BEGIN
                                                               9B
      U0: Module1
         PORT MAP(
            in1
                   => in1
                      => intSig1,
            intSig1
                                                           Figure 9
            intSig2
                      => intSia2
         );
```

Figure 9A

```
U1: Module2
      PORT MAP(
out1 => out1,
intSig1 => int
intSig2 => int
                                => intSig1,
=> intSig2
      );
```

END ARCHITECTURE struct;




Figure 9

Figure 9B




Figure 10




Figure 11





Figure 12



	Design integrator and	1460	
Interface based design engine and GUI 1410	State diagram editor engine and GUI 1440	Block diagram editor engine and GUI 1420	HDL text editor engine and GUI 1430
Common Graphical User Interface (GUI) 1450			

Figure 14

			ModuleName
	myBundle	data[32]	В
	57	R/W*	
_	_		
1510	510 Figure 15		15

	ModuleName
myBundle	*

Figure 16